Improve ARM store accesses
This commit is contained in:
parent
7ea6c5e247
commit
d284c868e9
1 changed files with 20 additions and 3 deletions
|
@ -559,7 +559,7 @@ ptr_tbl_##store_type: ;\
|
||||||
.word ext_store_u##store_type /* 0x04: I/O regs */;\
|
.word ext_store_u##store_type /* 0x04: I/O regs */;\
|
||||||
.word ext_store_u##store_type /* 0x05: palette RAM */;\
|
.word ext_store_u##store_type /* 0x05: palette RAM */;\
|
||||||
.word ext_store_vram_u##store_type /* 0x06: vram */;\
|
.word ext_store_vram_u##store_type /* 0x06: vram */;\
|
||||||
.word ext_store_u##store_type /* 0x07: oam ram */;\
|
.word ext_store_oam_ram_u##store_type /* 0x07: oam ram */;\
|
||||||
.word ext_store_u##store_type /* 0x08: gamepak: ignore */;\
|
.word ext_store_u##store_type /* 0x08: gamepak: ignore */;\
|
||||||
.word ext_store_u##store_type /* 0x09: gamepak: ignore */;\
|
.word ext_store_u##store_type /* 0x09: gamepak: ignore */;\
|
||||||
.word ext_store_u##store_type /* 0x0A: gamepak: ignore */;\
|
.word ext_store_u##store_type /* 0x0A: gamepak: ignore */;\
|
||||||
|
@ -624,6 +624,15 @@ ext_store_vram_u##store_type: ;\
|
||||||
restore_flags() ;\
|
restore_flags() ;\
|
||||||
add pc, lr, #4 /* return */;\
|
add pc, lr, #4 /* return */;\
|
||||||
;\
|
;\
|
||||||
|
ext_store_oam_ram_u##store_type: ;\
|
||||||
|
mask_addr_bus16_##store_type(10) /* Mask to mirror memory (+align)*/;\
|
||||||
|
add r2, reg_base, #256 /* r2 = oam ram base */;\
|
||||||
|
store_op r1, [r0, r2] /* store data */;\
|
||||||
|
str r2, [reg_base, #OAM_UPDATED] /* write non zero to signal */;\
|
||||||
|
ldr lr, [reg_base, #REG_SAVE3] /* pop lr off of stack */;\
|
||||||
|
restore_flags() ;\
|
||||||
|
add pc, lr, #4 /* return */;\
|
||||||
|
;\
|
||||||
3: ;\
|
3: ;\
|
||||||
ldr lr, [reg_base, #REG_SAVE3] /* restore lr */;\
|
ldr lr, [reg_base, #REG_SAVE3] /* restore lr */;\
|
||||||
ldr r0, [lr] /* load PC */;\
|
ldr r0, [lr] /* load PC */;\
|
||||||
|
@ -671,6 +680,14 @@ ext_store_vram_u32_safe:
|
||||||
restore_flags()
|
restore_flags()
|
||||||
ldr pc, [reg_base, #REG_SAVE3] @ return
|
ldr pc, [reg_base, #REG_SAVE3] @ return
|
||||||
|
|
||||||
|
ext_store_oam_ram_u32_safe:
|
||||||
|
mask_addr_8(10) @ Mask to mirror memory (no need to align!)
|
||||||
|
add r2, reg_base, #256 @ r2 = oam ram base
|
||||||
|
str r1, [r0, r2] @ store data
|
||||||
|
str r2, [reg_base, #OAM_UPDATED] @ store anything non zero here
|
||||||
|
restore_flags()
|
||||||
|
ldr pc, [reg_base, #REG_SAVE3] @ return
|
||||||
|
|
||||||
write_epilogue:
|
write_epilogue:
|
||||||
cmp r0, #0 @ check if the write rose an alert
|
cmp r0, #0 @ check if the write rose an alert
|
||||||
beq 4f @ if not we can exit
|
beq 4f @ if not we can exit
|
||||||
|
@ -820,8 +837,6 @@ defsymbl(palette_ram)
|
||||||
.space 0x400
|
.space 0x400
|
||||||
defsymbl(palette_ram_converted)
|
defsymbl(palette_ram_converted)
|
||||||
.space 0x400
|
.space 0x400
|
||||||
defsymbl(oam_ram)
|
|
||||||
.space 0x400
|
|
||||||
defsymbl(spsr)
|
defsymbl(spsr)
|
||||||
.space 24
|
.space 24
|
||||||
defsymbl(reg_mode)
|
defsymbl(reg_mode)
|
||||||
|
@ -829,6 +844,8 @@ defsymbl(reg_mode)
|
||||||
|
|
||||||
defsymbl(reg)
|
defsymbl(reg)
|
||||||
.space 0x100, 0
|
.space 0x100, 0
|
||||||
|
defsymbl(oam_ram)
|
||||||
|
.space 0x400
|
||||||
|
|
||||||
@ Vita and 3DS (and of course mmap) map their own cache sections through some
|
@ Vita and 3DS (and of course mmap) map their own cache sections through some
|
||||||
@ platform-speficic mechanisms.
|
@ platform-speficic mechanisms.
|
||||||
|
|
Loading…
Add table
Reference in a new issue