minor cleanup and write an emit for load/store doubleword

This commit is contained in:
lif 2023-12-24 17:13:41 -08:00
parent 9a4ee26edc
commit 2e9fb813a9
3 changed files with 11 additions and 1 deletions

View File

@ -444,7 +444,7 @@ else ifeq ($(platform), n64)
CFLAGS += -march=vr4300 -mtune=vr4300 -falign-functions=32 CFLAGS += -march=vr4300 -mtune=vr4300 -falign-functions=32
CFLAGS += -DN64 -DUSE_RGBA5551_FORMAT -DSMALL_TRANSLATION_CACHE -DROM_BUFFER_SIZE=1 CFLAGS += -DN64 -DUSE_RGBA5551_FORMAT -DSMALL_TRANSLATION_CACHE -DROM_BUFFER_SIZE=1
CFLAGS += -I$(N64_INST)/include/ CFLAGS += -I$(N64_INST)/include/
HAVE_DYNAREC = 1 HAVE_DYNAREC := 1
CPU_ARCH := mips CPU_ARCH := mips
STATIC_LINKING = 1 STATIC_LINKING = 1
FRONTEND_SUPPORTS_RGB565 = 0 FRONTEND_SUPPORTS_RGB565 = 0

View File

@ -118,6 +118,8 @@ static void process_cheat_codebreaker(cheat_type *cheat, u16 pad)
case 4 ... 5: case 4 ... 5:
bvalue = cheat->codes[i].value >> (40 - off*8); bvalue = cheat->codes[i].value >> (40 - off*8);
break; break;
default:
continue;
}; };
write_memory8(address, bvalue); write_memory8(address, bvalue);
address++; address++;

View File

@ -150,6 +150,8 @@ typedef enum
mips_opcode_sh = 0x29, mips_opcode_sh = 0x29,
mips_opcode_sw = 0x2B, mips_opcode_sw = 0x2B,
mips_opcode_cache = 0x2F, mips_opcode_cache = 0x2F,
mips_opcode_ld = 0x37,
mips_opcode_sd = 0x3F,
} mips_opcode; } mips_opcode;
#ifdef NINTENDO64 #ifdef NINTENDO64
@ -336,6 +338,9 @@ typedef enum
#define mips_emit_lw(rt, rs, offset) \ #define mips_emit_lw(rt, rs, offset) \
mips_emit_imm(lw, rs, rt, offset) \ mips_emit_imm(lw, rs, rt, offset) \
#define mips_emit_ld(rt, rs, offset) \
mips_emit_imm(ld, rs, rt, offset) \
#define mips_emit_sb(rt, rs, offset) \ #define mips_emit_sb(rt, rs, offset) \
mips_emit_imm(sb, rs, rt, offset) \ mips_emit_imm(sb, rs, rt, offset) \
@ -345,6 +350,9 @@ typedef enum
#define mips_emit_sw(rt, rs, offset) \ #define mips_emit_sw(rt, rs, offset) \
mips_emit_imm(sw, rs, rt, offset) \ mips_emit_imm(sw, rs, rt, offset) \
#define mips_emit_sd(rt, rs, offset) \
mips_emit_imm(sd, rs, rt, offset) \
#define mips_emit_lui(rt, imm) \ #define mips_emit_lui(rt, imm) \
mips_emit_imm(lui, 0, rt, imm) \ mips_emit_imm(lui, 0, rt, imm) \